Algorithms for VLSI physical design automation (Record no. 3569)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 00575nam a22001577a 4500 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9788181283177 (pbk) |
| 082 ## - DEWEY DECIMAL CLASSIFICATION NUMBER | |
| Classification number | 621.395 |
| Author Mark | SHE |
| 100 ## - MAIN ENTRY--PERSONAL NAME | |
| Authorship | Sherwani, Naveed A. |
| 245 ## - TITLE STATEMENT | |
| Title | Algorithms for VLSI physical design automation |
| 260 ## - PUBLICATION, DISTRIBUTION, ETC. (IMPRINT) | |
| Place of publication | New Delhi |
| Name of publisher | Springer (India) Private Limited. |
| Date of publication | 1999 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Extent | xv, 572 p. |
| Illustrations | : ill. |
| Dimensions | ; 22 cm. |
| 500 ## - GENERAL NOTE | |
| General note | Includes index. |
| 650 ## - SUBJECT ADDED ENTRY--TOPICAL TERM | |
| Subject | Algorithms |
| Keywords | Floorplanning pin assignment |
| -- | Clock power routing |
| -- | VLSI design |
| -- | Transistor fundamentals |
| -- | Fabrication process |
| -- | Global routing |
| -- | FEAS |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| item type | Books |
| Withdrawn status | Lost status | Damaged status | Not for loan | Home library | Current library | Source of acquisition | Cost, normal purchase price | Full call number | Barcode | Copy number | Koha item type |
|---|---|---|---|---|---|---|---|---|---|---|---|
| Main Campus | Main Campus | Purchased: Multiline Books | 595.00 | 621.395 SHE | 5529 | 1 | Books |