Design through verilog HDL - Padmanabhan, T.R. B. Bala Tripura Sundari (New Delhi Wiley India (P.) Ltd., 2013)
Includes bibliographical references and index
Keywords: Verilog-Computer hardware description languages -- Switch level modeling -- Gate level modeling -- Logic values -- Language construction -- Behavioral modeling -- VLSI design -- FEAS