Verilog digital system design Registered transfer level synthesis, testbench and verification - Navabi Zainalabedin (New Delhi McGraw Hill Education Private Limited, 2008)
Includes index.
Keywords: Verilog computer hardware description language -- Electronic digital computer -- Verlog sinatation model -- Timing devices -- Sefuentia analysis -- Sorting devices -- Hierochical structures -- FEAS